

on Static Single Assignment Form

Christian Wimmer cwimmer@uci.edu www.christianwimmer.at

July 2010



Department of Computer Science University of California, Irvine





Department of Computer Science University of California, Irvine

SSA Based Register Allocation

**Trace Based Compilation** 

Phase Change Detection

Hierarchical Layering of VMs

Information Flow for JavaScript

Multivariant Execution

Institute for System Software Johannes Kepler University Linz, Austria

Linear Scan Register Allocation

Automatic Object Inlining

Array Bounds Check Elimination

**Optimization of Strings** 

**Continuations and Coroutines** 

Dynamic Code Evolution

Feedback-Directed Optimistic Optimizations in Virtual Machines

# Why Still (or Again) Register Allocation?





SPECjvm2008, Lagom, all benchmarks w/o SciMark 2 \* Intel Xeon X5140, 2.33 GHz, 4 cores, 32 GByte memory

# Register Allocation and SSA Form



- Register allocation
  - Graph coloring algorithm
  - Linear scan algorithm
- Static single assignment (SSA) form
  - One definition per variable that dominates all uses
    - Variable alive continuously from this single definition to all uses
    - Dead variables never become alive again spuriously
    - The "corner case" examples of previous papers are impossible
  - □ Interference graph is chordal
    - Graph coloring in polynomial time
  - Variables that interfere somewhere also interfere at one definition
    - Enough to check interference once at definition point
    - No explicit interference graph necessary

# Graph Coloring on SSA Form



<b>Algorithm 4.2</b> Coloring an interference graph of a SSA-form program							
procedure Color-Program $(Program P)$ Color-Recursive $(start block of P)$							
procedure Color-Recursive(Basic block $B =$ for all $x \in livein(B)$ do	$\langle \ell_1, \dots, \ell_n \rangle$ ) $\triangleright$ All variables live in have already been colored						
$assigned \leftarrow assigned \cup \rho(x)$	$\triangleright$ Mark their colors as occupied						
for $i \leftarrow 1$ to $n$ do for all $x \in arg(\ell_i)$ do if last use of $x$ then $assigned \leftarrow assigned \smallsetminus \rho(x)$							
for all $y \in res(\ell_i)$ do $\rho(y) \leftarrow \text{ one of } R \smallsetminus assigned$							
for $\{C \mid B = idom(C)\}$ do	▷ Proceed with all children						
$Color\operatorname{-}Recursive(C)$	in the dominance tree						

[Hack 2007, PhD Thesis]

















### Lifetime Intervals Without SSA Form





### Lifetime Intervals With SSA Form









Definition position



Use position

### Construction of Lifetime Intervals





Initial Live Set from Successors Add Input Operands of Successors' Phis Process Operations in Reverse Order Remove Phi Functions from Live Set Extend Live Ranges of Loop Variables



### Irreducible Control Flow





# Linear Scan Algorithm



#### LINEARSCAN

unhandled = list of intervals sorted by increasing start positions
active = { }; inactive = { }; handled = { }

### while unhandled \neq { } do current = pick and remove first interval from unhandled

```
position = start position of current
```

// check for intervals in *active* that are *handled* or *inactive* **for each** interval *it* **in** *active* **do** 

if it ends before position then move it from active to handled
else if it does not cover position then move it from active to inactive

// check for intervals in inactive that are handled or active
for each interval it in inactive do
 if it ends before position then
 move it from inactive to handled
 else if it covers position then
 move it from inactive to active

// find a register for *current*TRYALLOCATEFREEREGif allocation failed then ALLOCATEBLOCKEDREG

if current has a register assigned then add current to active

#### TRYALLOCATEFREEREG set freeUntilPos of all physical registers to maxInt

for each interval it in active do
freeUntilPos[it.reg] = 0

for each interval it in inactive intersecting with current do
freeUntilPos[it.reg] = next intersection of it with current

reg = register with highest freeUntilPos
if freeUntilPos[reg] = 0 then

// no register available without spilling allocation failed

else if current ends before freeUntilPos[reg] then
// register available for the whole interval
current.reg = reg

### else

// register available for the first part of the interval
current.reg = reg
split current before freeUntilPos[reg]







# SSA Deconstruction during Resolution





# Compilation Time



#### 100% 0% 9% 0% 14% Resolution 1% %0 4% ■Linear Scan 80% % 29% 11% 31% 25% 31 Lifetime Analysis <u>\_\_\_</u> 31% ■ LIR Construction 31% 25% 25% 60% 32% 37% 38% 36% 40% 22% 28% 27% 27% 20% 30% 24% 23% 23% 23% 18% 8% 7% 0% Base SSA SSA Base SSA Base SSA Base SPECjvm2008 SPECjbb2005 DaCapo SciMark

Compilation time of baseline and SSA form version of linear scan

2 \* Intel Xeon X5140, 2.33 GHz, 4 cores, 32 GByte memory Ubuntu Linux, kernel version 2.6.28 SPECjvm2008: Lagom w/o SciMark 

	DaCapo			SciMark		
	Baseline	SSA Form		Baseline	SSA Form	
Before Register Allocation						
Moves	402,678	355,936	-12%	908	593	-35%
Phi Functions	0	20,542		0	168	
After Register Allocation						
Moves Register to Register	127,318	124,351	-2%	193	177	-8%
Moves Constant to Register	71,967	70,663	-2%	99	98	-1%
Moves Stack to Register	3,718	3,722	+0%	12	12	0%
Moves Register to Stack	65,973	56,639	-14%	166	158	-5%
Moves Constant to Stack	0	1,386		0	1	
Moves Stack to Stack	0	647		0	0	

### Future Work





Take the best from both worlds: Global spilling decisions using interference graph. Some local decisions for spilling and fixed registers. Fast and good code quality?