

Linear Scan Register Allocation

on Static Single Assignment Form

Christian Wimmer
cwimmer@uci.edu
www.christianwimmer.at

July 2010



Department of Computer Science
University of California, Irvine

Background



Department of Computer Science
University of California, Irvine

SSA Based Register Allocation

Trace Based Compilation

Phase Change Detection

Hierarchical Layering of VMs

Information Flow for JavaScript

Multivariant Execution

Institute for System Software
Johannes Kepler University Linz, Austria

Linear Scan Register Allocation

Automatic Object Inlining

Array Bounds Check Elimination

Optimization of Strings



Continuations and Coroutines

Dynamic Code Evolution

Feedback-Directed Optimistic Optimizations in Virtual Machines



Why Still (or Again) Register Allocation?




Client

Methods: 6788
Bytecodes: 1120 KB
Code Size: 4690 KB
Speed: 265 KB/Sec.

Server

Methods: 4674
Bytecodes: 1985 KB
Code Size: 7638 KB
Speed: 24 KB/Sec.

[Seconds]





Register Allocation and SSA Form

- Register allocation
 - Graph coloring algorithm
 - Linear scan algorithm

- Static single assignment (SSA) form
 - One definition per variable that dominates all uses
 - Variable alive continuously from this single definition to all uses
 - Dead variables never become alive again spuriously
 - The “corner case” examples of previous papers are impossible
 - Interference graph is chordal
 - Graph coloring in polynomial time
 - Variables that interfere somewhere also interfere at one definition
 - Enough to check interference once at definition point
 - No explicit interference graph necessary



Graph Coloring on SSA Form

Algorithm 4.2 Coloring an interference graph of a SSA-form program


```
procedure Color-Program(Program  $P$ )
  Color-Recursive(start block of  $P$ )

procedure Color-Recursive(Basic block  $B = \langle \ell_1, \dots, \ell_n \rangle$ )
  for all  $x \in \text{livein}(B)$  do
     $\triangleright$  All variables live in have already been colored
     $\triangleright$  Mark their colors as occupied
     $\text{assigned} \leftarrow \text{assigned} \cup \rho(x)$ 
  for  $i \leftarrow 1$  to  $n$  do
    for all  $x \in \text{arg}(\ell_i)$  do
      if last use of  $x$  then
         $\text{assigned} \leftarrow \text{assigned} \setminus \rho(x)$ 
    for all  $y \in \text{res}(\ell_i)$  do
       $\rho(y) \leftarrow$  one of  $R \setminus \text{assigned}$ 


  for  $\{C \mid B = \text{idom}(C)\}$  do
     $\triangleright$  Proceed with all children in the dominance tree
    Color-Recursive( $C$ )
```

[Hack 2007, PhD Thesis]


Java HotSpot™ VM



Java HotSpot™ Client Compiler




Phases of Linear Scan Algorithm






Lifetime Intervals Without SSA Form





Lifetime Intervals With SSA Form




- Lifetime Interval
- Definition position
- Use position

```
define R10, R11
20: label B2
    phi [1, R14] -> R12
    phi [R11, R15] -> R13
    22: cmp R13, 1
    24: branch lessThan B4
26: label B3
    28: mul R12, R13 -> R14
    30: sub R13, 1 -> R15
    32: jump B2
34: label B4
    use R10, R12
```



Construction of Lifetime Intervals



```
define R10, R11
```

```
20: label B2
    phi [1, R14] -> R12
    phi [R11, R15] -> R13
22: cmp R13, 1
24: branch lessThan B4
```


```
26: label B3
28: mul R12, R13 -> R14
30: sub R13, 1 -> R15
32: jump B2
```

```
34: label B4
    use R10, R12
```

- Initial Live Set from Successors
- Add Input Operands of Successors' Phis
- Process Operations in Reverse Order
- Remove Phi Functions from Live Set
- Extend Live Ranges of Loop Variables



Irreducible Control Flow



Linear Scan Algorithm



LINEARSCAN

unhandled = list of intervals sorted by increasing start positions
active = { }; *inactive* = { }; *handled* = { }

while *unhandled* ≠ { } **do**

current = pick and remove first interval from *unhandled*
position = start position of *current*

// check for intervals in *active* that are *handled* or *inactive*

for each interval *it* **in** *active* **do**

if *it* ends before *position* **then**

move *it* from *active* to *handled*

else if *it* does not cover *position* **then**

move *it* from *active* to *inactive*

// check for intervals in *inactive* that are *handled* or *active*

for each interval *it* **in** *inactive* **do**

if *it* ends before *position* **then**

move *it* from *inactive* to *handled*

else if *it* covers *position* **then**

move *it* from *inactive* to *active*

// find a register for *current*

TRYALLOCATEFREEREG

if allocation failed **then** ALLOCATEBLOCKEDREG

if *current* has a register assigned **then** add *current* to *active*

TRYALLOCATEFREEREG

set *freeUntilPos* of all physical registers to *maxInt*

for each interval *it* **in** *active* **do**

freeUntilPos[*it.reg*] = 0

for each interval *it* **in** *inactive* intersecting with *current* **do**

freeUntilPos[*it.reg*] = next intersection of *it* with *current*

reg = register with highest *freeUntilPos*

if *freeUntilPos*[*reg*] = 0 **then**

// no register available without spilling

allocation failed

else if *current* ends before *freeUntilPos*[*reg*] **then**

// register available for the whole interval

current.reg = *reg*

else

// register available for the first part of the interval


current.reg = *reg*

split *current* before *freeUntilPos*[*reg*]




Changes to Linear Scan Algorithm

Linear scan not on SSA form



Without SSA form:
Intervals that are currently
not live can block registers


Linear scan on SSA form



SSA form guarantees:
Intervals that are currently
not live never block registers



SSA Deconstruction during Resolution



Resolution
Visit intervals live across control-flow edges

SSA Deconstruction
Also visit intervals starting at the control-flow edge

phi [R13, R12] -> R14


B2 - B4:
No move necessary

B3 - B4:
move s1 -> eax
move s2 -> ecx

Compilation Time



Compilation time of baseline and SSA form version of linear scan



2 * Intel Xeon X5140, 2.33 GHz, 4 cores, 32 GByte memory
Ubuntu Linux, kernel version 2.6.28
SPECjvm2008: Lagom w/o SciMark

Phi Functions and Move Instructions



	DaCapo			SciMark		
	Baseline	SSA Form		Baseline	SSA Form	
Before Register Allocation						
Moves	402,678	355,936	-12%	908	593	-35%
Phi Functions	0	20,542		0	168	
After Register Allocation						
Moves Register to Register	127,318	124,351	-2%	193	177	-8%
Moves Constant to Register	71,967	70,663	-2%	99	98	-1%
Moves Stack to Register	3,718	3,722	+0%	12	12	0%
Moves Register to Stack	65,973	56,639	-14%	166	158	-5%
Moves Constant to Stack	0	1,386		0	1	
Moves Stack to Stack	0	647		0	0	

Future Work

